

**EL 355819305**

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

**APPLICATION FOR LETTERS PATENT**

\* \* \* \* \*

**Semiconductor Processing Methods Of Forming  
Integrated Circuitry, Forming Conductive Lines,  
Forming A Conductive Grid, Forming A Conductive  
Network, Forming An Electrical Interconnection To  
A Node Location, Forming An Electrical  
Interconnection With A Transistor Source/Drain  
Region, And Integrated Circuitry**

\* \* \* \* \*

**INVENTOR:**

**Wendell P. Noble**

**ATTORNEY'S DOCKET NO. MI22-539**

**EL 844046691 EM025332220**

09896877 062904  
105290 22896860

1 TECHNICAL FIELD

2 This invention relates to semiconductor processing methods of  
3 forming integrated circuitry, forming conductive lines, forming a  
4 conductive grid, forming a conductive network, forming an electrical  
5 interconnection to a node location, forming an electrical interconnection  
6 with a transistor source/drain region, and related integrated circuitry.

7  
8 BACKGROUND OF THE INVENTION

9 Semiconductor device fabrication typically involves fabrication of  
10 transistors relative to a substrate. One type of transistor is a MOS  
11 transistor which includes a conductive gate and diffusion regions which  
12 serve as the source and drain of the transistor. Individual transistors  
13 are often separated from one another by isolation regions which serve  
14 to electrically insulate transistor components from one another. One  
15 type of substrate upon which such transistors can be formed is a  
16 silicon-on-insulator (SOI) substrate which comprises individual islands of  
17 semiconductive material formed atop and surrounded by insulator  
18 material, which is typically an oxide material. Transistors are formed  
19 over or within semiconductive islands, with insulator material separating  
20 the islands. Another type of substrate upon which such transistors can  
21 be formed is a bulk semiconductive substrate such as monocrystalline  
22 silicon. Such substrates typically comprise active areas within which  
23 desired transistors are formed, with such areas being separated by oxide  
24 isolation regions.

09895877-062901

Typically, electrical interconnections between transistors or other devices are formed by providing an insulating layer of material over the substrate and an associated transistor location with which electrical connection is desired, and then etching a contact opening through the insulating material to the transistor location. Subsequently, conductive material is deposited to within the contact opening and electrically connects with the desired transistor location. Forming an interconnection in this manner requires at least one additional layer of material (the BPSG material) and additional processing steps which prolong the fabrication process.

One type of integrated circuitry in which the above electrical interconnections can be made is dynamic random access memory (DRAM) circuitry. DRAM cells utilize storage capacitors which are operably associated with MOS transistors. Storage capacitors are typically formed within and relative to insulating material which is formed over the substrate. The amount of charge a particular capacitor can store is proportional to the amount of capacitor storage node surface area. As DRAM dimensions grow smaller, there is a push to maintain storage capacitance values despite denser circuitry.

This invention grew out of concerns associated with improving the manner in which wafer space is utilized to support integrated circuitry constructions. This invention also grew out of concerns associated with improving the manner in which integrated circuitry electrical interconnections are formed.

1 SUMMARY OF THE INVENTION

2 In one aspect, the invention provides a method of forming an  
3 electrical connection in an integrated circuitry device. According to one  
4 preferred implementation, a diffusion region is formed in semiconductive  
5 material. A conductive line is formed which is laterally spaced from  
6 the diffusion region. The conductive line is formed relative to and  
7 within isolation oxide which separates substrate active areas. The  
8 conductive line is subsequently interconnected with the diffusion region.  
9 According to another preferred implementation, an oxide isolation grid  
10 is formed within semiconductive material. Conductive material is formed  
11 within the oxide isolation grid to form a conductive grid therein.  
12 Selected portions of the conductive grid are then removed to define  
13 interconnect lines within the oxide isolation grid. According to another  
14 preferred implementation, a plurality of oxide isolation regions are  
15 formed over a semiconductive substrate. Conductive material is formed  
16 which is received within at least one of the isolation regions.

17 In one preferred implementation, a silicon-on-insulator (SOI)  
18 substrate is utilized to support integrated circuitry which is formed  
19 utilizing the methodical aspects of the invention. In another preferred  
20 implementation, other substrates, such as conventional bulk substrates are  
21 utilized.  
22  
23  
24

## BRIEF DESCRIPTION OF THE DRAWINGS

Preferred embodiments of the invention are described below with reference to the following accompanying drawings.

Fig. 1 is a diagrammatic section view of a portion of a semiconductor wafer at one processing step of a processing method in accordance with the invention.

Fig. 2 is a diagrammatic section of the Fig. 1 semiconductor wafer portion at a processing step which is subsequent to that shown in Fig. 1.

Fig. 3 is a diagrammatic section of the Fig. 1 semiconductor wafer portion at a processing step which is subsequent to that shown in Fig. 2.

Fig. 4 is a diagrammatic section of the Fig. 1 semiconductor wafer portion at a processing step which is subsequent to that shown in Fig. 3.

Fig. 5 is a diagrammatic section of the Fig. 1 semiconductor wafer portion at a processing step which is subsequent to that shown in Fig. 4.

Fig. 6 is a diagrammatic section of the Fig. 1 semiconductor wafer portion at a processing step which is subsequent to that shown in Fig. 5.

Fig. 7 is a diagrammatic section of the Fig. 1 semiconductor wafer portion at a processing step which is subsequent to that shown in Fig. 6.

Fig. 8 is a diagrammatic section of the Fig. 1 semiconductor wafer portion at a processing step which is subsequent to that shown in Fig. 7.

Fig. 9 is a diagrammatic section of the Fig. 1 semiconductor wafer portion at a processing step which is subsequent to that shown in Fig. 8.

Fig. 10 is a diagrammatic section of the Fig. 1 semiconductor wafer portion at a processing step which is subsequent to that shown in Fig. 9.

Fig. 11 is a diagrammatic section of the Fig. 1 semiconductor wafer portion at a processing step which is subsequent to that shown in Fig. 10.

Fig. 12 is a diagrammatic section of the Fig. 1 semiconductor wafer portion at a processing step which is subsequent to that shown in Fig. 11.

Fig. 13 is a diagrammatic section of the Fig. 1 semiconductor wafer portion at a processing step which is subsequent to that shown in Fig. 12.

Fig. 14 is a diagrammatic section of the Fig. 1 semiconductor wafer portion at a processing step which is subsequent to that shown in Fig. 13.

Fig. 15 is a diagrammatic section of the Fig. 1 semiconductor wafer portion at a processing step which is subsequent to that shown in Fig. 14.

Fig. 16 is a diagrammatic section of the Fig. 1 semiconductor wafer portion at a processing step which is subsequent to that shown in Fig. 15.

Fig. 17 is a diagrammatic section of the Fig. 1 semiconductor wafer portion at a processing step which is subsequent to that shown in Fig. 16.

Fig. 18 is a diagrammatic section of the Fig. 1 semiconductor wafer portion at a processing step which is subsequent to that shown in Fig. 17.

Fig. 19 is a diagrammatic section of the Fig. 1 semiconductor wafer portion at a processing step which is subsequent to that shown in Fig. 18.

Fig. 20 is a diagrammatic section of the Fig. 1 semiconductor wafer portion at a processing step which is subsequent to that shown in Fig. 19.

Fig. 21 is a top plan view of the Fig. 1 semiconductor wafer portion at a processing step just after the processing step shown in Fig. 1.

Fig. 22 is a top plan view of the Fig. 1 semiconductor wafer portion at a processing step just after the processing step shown in Fig. 5.

Fig. 23 is a top plan view of the Fig. 1 semiconductor wafer portion at a processing step intermediate the processing steps shown in Figs. 7 and 8.

Fig. 24 is a diagrammatic section view of a semiconductor wafer at one processing step of a processing method in accordance with an alternate embodiment of the invention.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

Referring to Fig. 1, a fragmentary portion of a semiconductor wafer is designated by reference numeral 10. Wafer 10 constitutes a portion of integrated circuitry which is fabricated relative to a semiconductive substrate 12 which constitutes a portion of a semiconductive material-on-insulator (SOI) substrate. In the context of this document, the term "semiconductive substrate" is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term "substrate" refers to any supporting structure, including, but not limited to, the semiconductive substrates described above. Substrate 12 preferably comprises a portion of a bulk monocrystalline silicon substrate and supports a layer of insulative material 14 thereover. An exemplary material is SiO<sub>2</sub>. A plurality of upstanding silicon-containing structures or semiconductive material



islands 16 are formed over insulative material 14. Individual structures or islands 16 include respective sidewalls 18. Adjacent sidewalls 18 of different structures or islands 16 face one another and define respective separation distances  $d$  or spaces relative to and between other adjacent silicon-containing structures or islands.

Structures or islands 16 constitute spaced apart semiconductive material islands which are surrounded and separated by insulating material 20. Material 20 is formed in the spaces between the individual adjacent islands or structures. Individual structures 16 include respective outer surfaces 22. Nitride-containing caps 24 are formed over outer surfaces 22. Example individual silicon-containing island thickness is from about 1000-5000 Angstroms. Example thicknesses for individual nitride-containing caps 24 are from about 2000-4000 Angstroms. An exemplary material for caps 24 is  $\text{Si}_3\text{N}_4$ . Additionally, insulating material 20 is formed over the substrate and then preferably planarized as by suitable mechanical abrasion of the substrate to a degree which is sufficient to leave it generally coplanar with the nitride-containing caps 24. Such defines an outer plane 26. Accordingly, the entirety of the corresponding separation spaces between respective islands or structures 16 are occupied with the insulating material. An exemplary material for insulating material 20 is  $\text{SiO}_2$  deposited by chemical vapor deposition.

One exemplary manner of forming the preferred silicon-containing structures 16 is as follows. A blanket pad structure is formed on a

1 silicon-containing wafer. Preferably the blanket structure comprises a  
2 thin thermal oxide film and a thick nitride layer ( $\text{Si}_3\text{N}_4$ ) which covers  
3 the thin oxide film. A first island pattern and etch is conducted which  
4 etches into the silicon-containing wafer to a desired depth. Such first  
5 etch defines a plurality or series of strips or bars which partially define  
6 island length or width dimensions. Such etch also defines an elevational  
7 depth of the islands to be formed. Insulating material, preferably  $\text{SiO}_2$ ,  
8 can then be chemical vapor deposited into the strips or bars and  
9 planarized as by suitable mechanical abrasion of the substrate, with such  
10 planarization terminating at the nitride layer.

11 Subsequently, a second island pattern and etch can be conducted  
12 which etches into the silicon-containing wafer to a desired depth. Such  
13 second etch preferably defines a plurality or series of strips or bars  
14 which are generally orthogonally disposed relative to the strips or bars  
15 defined by the first island pattern and etch. The collective first and  
16 second etches define individual island length, width and to a certain  
17 extent, depth dimensions.

18 Nitride spacers are then formed over the island portions which  
19 were exposed by the second etch, island portions which were exposed  
20 by the first etch being covered by the  $\text{SiO}_2$  insulating material  
21 mentioned above. Subsequently, an isotropic etch of silicon-containing  
22 material is conducted to a degree which is sufficient to completely  
23 undercut the material and to form the preferred islands constructions.  
24 Such undercut islands are supported relative to the substrate by the

09896877-06901

1 previously formed  $\text{SiO}_2$  insulating material which was deposited after the  
2 first island pattern and etch. Following the undercut etch, insulative  
3 material such as thermally grown oxide is formed beneath the islands  
4 to support the same relative to the substrate. Such insulative material  
5 corresponds to insulative material 14 of Fig. 1. An etch to remove the  
6 nitride spacers can be conducted at this point and subsequent insulating  
7 material can be chemical vapor deposited in the regions laterally  
8 adjacent the individual islands. Such insulating material corresponds to  
9 a portion of material 20 in Fig. 1. Subsequent planarization of the  
10 insulating material provides a wafer construction such as that shown in  
11 Fig. 1.

12 Alternately, the Fig. 1 construction could be provided by  
13 depositing an oxide layer over a bulk substrate, followed by depositing  
14 a silicon layer and a nitride layer. Patterning could then be conducted.  
15 Oxide would thereafter be deposited and planarized back to produce the  
16 Fig. 1 construction.

17 Collectively, insulating material 20 and underlying insulative  
18 material 14 constitute an isolation oxide grid which effectively separates  
19 the individual islands and electrically insulates the same from one  
20 another. Fig. 21 is a top view of wafer 10 and shows a portion of  
21 the isolation oxide grid at 21. Some of the insulating material 20  
22 (Fig. 1) constitutes isolation oxide regions which are formed laterally  
23 adjacent the semiconductive material which constitutes individual  
24 islands 16. Such isolation oxide regions also include insulating

material 20 which is formed laterally adjacent respective nitride-containing caps 24.

Referring to Fig. 2, at least some of insulating material 20 occupying corresponding separation distances  $d$  is removed, such as by etching, to a degree effective to expose at least a portion of respective sidewalls 18 of adjacent islands 16. As shown, a portion of insulative layer 14 is also etched. Such etch constitutes an etch of the above-mentioned isolation oxide regions to a point which will be elevationally below conductive diffusion regions which are to be formed relative to islands 16, as will become apparent below. Moreover, such etch can be considered as part of the formation of a conductive line which is to be ultimately in electrical communication with one of the diffusion regions to be formed. The depth of such etch can extend elevationally downward to and terminate at the underlying silicon substrate 12. Preferably, the etch does not extend into substrate 12. In the illustrated example, such etch stops short of substrate 12 and etches into a portion of insulative material 14.

The illustrated etch defines a plurality or network of respective outwardly-exposed elongated trenches 28 between respective sidewalls 18 of laterally adjacent islands 16. As so formed, the trenches have respective lateral widths  $W$  in lateral width directions which lie in the plane of the page upon which Fig. 2 appears. In the illustrated example, each trench width  $W$  is approximately equal to the separation distance  $d$  between adjacent islands, owing to the fact that most, if not

all of the corresponding isolation oxide formerly occupying that area has been removed. The trench width can be less than the separation distance.

Alternately considered, islands 16 constitute a plurality of upstanding silicon-containing structures which are formed over insulative oxide layer material 14. A network of conduits are formed or defined within the insulative material and between the individual islands. One implementation of the conduits constitutes the above-described trenches 28. Other conduit constructions are possible. As will become apparent below, the conduits provide a mechanism by which a conductive grid can be formed.

Referring to Fig. 3, additional insulating material 30 is formed over the exposed island sidewalls 18 and to a degree which is sufficient to leave at least a portion of individual separation distances  $d$  unoccupied with any of the additional insulating material. The illustrated separation distances which are unoccupied with any of the additional insulating material are designated at  $d_1$ . In the illustrated and preferred embodiment, insulating material 30 constitutes a lining of  $\text{SiO}_2$  which is chemical vapor deposited to a thickness which is approximately one third ( $1/3$ ) of the separation distance  $d$ . Accordingly,  $d_1$  is approximately equal to one third ( $1/3$ ) of the separation distance  $d$ . Other spatial relationships are of course possible. As so formed or deposited, the oxide lining material 30 fills about two thirds ( $2/3$ ) of the lateral width of each respective trench 28 in the

lateral width direction to form associated troughs 29 for receiving  
conductive material described just below.

Referring to Fig. 4, a first conductive material 32 is formed over  
the substrate, within each etched oxide isolation region and over oxide  
lining material 30 within each trough 29. In the illustrated and  
preferred embodiment, the conductive material is chemical vapor  
deposited and constitutes a suitable conductive material. Exemplary  
materials include polysilicon, either conductive as deposited and rendered  
conductive thereafter, and suitable refractory metals. Accordingly, first  
conductive material 32 is formed in the remaining portion of trench 28  
which is unoccupied with any of the oxide lining material 30 (i.e.  
troughs 29). Accordingly, conductive material 32 replaces at least some  
of the etched insulating material 20 (Fig. 2) which was previously  
removed between islands 16. Some conductive material which replaces  
the etched insulating material is disposed laterally adjacent and between  
respective islands 16. As so formed, the conductive material is laterally  
spaced from conductive diffusion regions which are to be formed relative  
to islands 16 and which are described in detail below.

Referring to Fig. 5, conductive material 32 is planarized as by  
suitable mechanical abrasion of substrate 12 to a degree which is  
sufficient to isolate desired conductive material 32 relative to other  
laterally spaced conductive material. Such also preferably removes oxide  
lining material 30 which directly overlies (Fig. 4) the respective nitride-  
containing caps 24 which serve as a stopping level for the planarization

step. Accordingly, the planarization defines a conductive network or grid which is formed within the isolation oxide. Fig. 22 is a top view of wafer 10 and shows a portion of the conductive network or grid at 23. The planarized oxide lining material 30 (Fig. 5) and conductive material 32 are substantially coplanar with the nitride-containing caps 24 at plane 26.

Referring to Fig. 6, the resulting conductive material 32 is selectively etched or otherwise recessed to below an immediately adjacent planar surface, here, the outer surface of the nitride-containing caps 24. Preferably, material 32 is recessed about 1000 Angstroms inwardly relative to the immediately adjacent planar surface. As so recessed, the remaining conductive material constitutes a recessed conductive grid which is formed relative to and running within the oxide isolation grid.

Referring to Fig. 7, selected substrate areas are masked with photoresist 34. Such defines respective exposed areas, such as area 36, within which selected conductive material 32 is to be removed.

Referring to Fig. 8, conductive material is removed, such as by etching, from the unmasked substrate areas leaving the corresponding troughs 29 in area 36 empty. The removal of selected portions of the conductive material grid constitutes a definition step in which a plurality of interconnect lines are formed within the oxide isolation grid which corresponds to those areas which were masked. In the illustrated embodiment, the selected conductive material can be and preferably is

removed by an etch which is selective to  $\text{SiO}_2$  (the oxide lining material) and the nitride material from which caps 24 are formed (i.e.  $\text{Si}_3\text{N}_4$ ).

Fig. 23 is a top plan view of a portion of substrate 10 immediately following the removal of the selected portions of the conductive material grid and the stripping of photoresist just discussed. Accordingly, a plurality of exposed nitride-containing caps 24 which overlie associated silicon-containing islands 16 (Fig. 8) are shown. Selected areas or spaces between the caps contain dashed lines and represent the trenches from which conductive material has been removed. Exemplary areas are designated by reference numeral 25. Other areas, designated at 27, represent the trenches from which conductive material was not removed. Accordingly, such trenches 27 constitute some of the interconnect lines at least some of which will eventually be electrically interconnected to diffusion regions to be formed.

Referring back to Fig. 8 and following removal of the Fig. 7 photoresist 34, a layer of insulative material 38 is formed over substrate 12 as shown. Insulative material 38 preferably constitutes an oxide material such as  $\text{SiO}_2$  which is chemical vapor deposited to a degree sufficient to fill in the empty troughs 29 from which conductive material was previously removed and to cover conductive material 32 which was not removed.



1 Referring to Fig. 9, insulative material 38 is planarized as by  
2 suitable mechanical abrasion to be substantially coplanar with nitride-  
3 containing caps 24.

4 Referring to Fig. 10, the nitride-containing caps are stripped away  
5 to outwardly expose the respective outer surfaces 22 of the silicon-  
6 containing structures or islands 16. The respective outer surfaces 22  
7 define portions of individual active areas in which diffusion regions are  
8 to be formed. At this point, and in advance of forming the diffusion  
9 regions, however, threshold voltage implantations can take place to  
10 adjust the respective threshold voltages of transistor gates which are to  
11 be formed over and atop structures 16.

12 Referring to Fig. 11, individual gate oxide layers 40 are formed  
13 over the respective silicon-containing structure outer surfaces.  
14 Subsequently, a polysilicon layer 42 is formed over respective gate oxide  
15 layers 40. Other materials suitable for use in forming transistor gates  
16 can be utilized.

17 The polysilicon material of layer 42 is then planarized as by  
18 suitable mechanical abrasion. The planarized polysilicon material is then  
19 recessed using a selective etch. An exemplary depth of such recess is  
20 about 500 Angstroms. Subsequently, an oxide layer is formed over the  
21 recessed polysilicon. Such can be accomplished through thermal  
22 oxidation or through chemical vapor deposition of  $\text{SiO}_2$ . An exemplary  
23 thickness of such formed oxide layer is about 1000 Angstroms. After  
24 the oxide layer formation, subsequent planarization thereof results in the

Fig. 12 structure, where respective resultant oxide caps are shown at 44. Such provides a plurality of stack structures which are formed over individual silicon-containing structures 16 and between isolation oxide which extends outward of the individual islands or structures. Each such stack structure constitutes multiple transistor-forming layers which include layers 40, 42, and 44.

Referring to Fig. 13, individual stack structures are patterned and etched to form individual gate structures or transistor gates 46 over the silicon-containing structures 16.

Referring to Fig. 14, insulative or insulating sidewall spacers 48 are formed over respective sidewalls of the individual transistor gates 46. Conductive source/drain diffusion regions or node locations 50 are formed within the semiconductive material which constitutes individual islands 16. Each diffusion region 50 has an associated outer surface 52. In the illustrated and preferred embodiment, remaining conductive material 32 constitutes a conductive line a portion of which is laterally spaced from structure 16 and associated diffusion regions 50. A predominate portion and preferably all of the conductive line is disposed elevationally below the diffusion region outer surface 52 as shown. In the illustrated example, each diffusion region is formed between spaced apart isolation oxide regions. Portions of such spaced apart isolation oxide regions are shown to extend elevationally above or outward of and adjacent the respective islands in which such diffusion regions are

1 formed. Other portions of some of the same isolation oxide regions  
2 are shown to contain conductive material 32.

3 Referring to Fig. 15, insulative material 54 is formed over the  
4 substrate and to a degree which is sufficient to cover the individual  
5 transistor gates 46 and each's associated diffusion regions 50.  
6 Exemplary insulative materials include  $\text{SiO}_2$  and other suitable insulators.

7 Referring to Fig. 16, insulative material 54 is planarized as by  
8 suitable mechanical abrasion.

9 Referring to Fig. 17, a layer of masking material 56 is formed  
10 over insulative material 54 and patterned to define a mask opening 58  
11 elevationally over the conductive material of line 32. Preferably the  
12 mask opening overlaps with a portion of one of the diffusion regions 50  
13 so that a subsequent etch can outwardly expose at least a portion of  
14 both the diffusion region and the conductive line.

15 Referring to Fig. 18, insulative material 54 is so etched to  
16 outwardly expose a portion of the illustrated diffusion region 50 and  
17 conductive material 32. Masking material 56 (Fig. 17) is subsequently  
18 removed.

19 Referring to Fig. 19, a second conductive material 60 is formed  
20 over the substrate, the exposed diffusion region 50 and the conductive  
21 material 32 and forms a connective electrical interconnection between  
22 the latter components. The first conductive material 32 and the second  
23 conductive material 60 can comprise the same or different materials.  
24 Exemplary materials include doped polysilicon or undoped polysilicon

098995877 "062901

1 which is subsequently rendered conductive by masked doping implants.  
2 Other suitable materials include refractory metals. A preferred manner  
3 of forming material 60 over the substrate is by chemical vapor  
4 deposition.

5 Referring to Fig. 20, material 60 is planarized as by suitable  
6 mechanical abrasion to form the preferred conductive network.

7 The above-described methodology is directed to fabrication of the  
8 preferred integrated circuitry utilizing an SOI substrate. For purposes  
9 of illustration only, the above has been described in the context of  
10 forming only one transistor relative to an associated silicon-containing  
11 island. More than one transistor, however, can be formed atop an  
12 individual island. For example, in the context of dynamic random  
13 access memory (DRAM) devices, suitably dimensioned islands can be  
14 formed for supporting and accommodating multiple transistor  
15 constructions which constitute the DRAM's memory cells (e.g. access  
16 transistors and storage capacitors).

17 Referring to Fig. 24, an alternate construction and one which is  
18 appropriate for use in connection with conventional bulk silicon  
19 technology is set forth. Accordingly, a semiconductor wafer fragment  
20 is indicated generally by reference numeral 10a. Such comprises a bulk  
21 silicon substrate 62. A plurality of laterally spaced isolation  
22 trenches 64, 66 are conventionally formed within the substrate and  
23 thereafter filled with isolation oxide 68 to define isolation oxide regions.  
24 The isolation oxide regions define therebetween a substrate active area.



1 connection with the SOI embodiment. As so formed, the predominate  
2 portion of first conductive material 70 extends below the diffusion region  
3 outer surface.

4 Although the bulk embodiment has been described in the context  
5 of isolation oxide regions which are formed utilizing a trench and refill  
6 technique, other methods of forming the oxide isolation regions, such as  
7 local oxidation of silicon (LOCOS) can be used. And, as with the SOI  
8 embodiment, the conventional bulk embodiment can <sup>be</sup> <sup>W.F.N.</sup> <sup>2/27/97</sup> modified to support  
9 more than one transistor construction which, by way of example, would  
10 be suitable for use in forming DRAM memory cells. Accordingly, such  
11 integrated memory circuitry, whether fabricated in connection with  
12 the SOI or bulk embodiments constitutes a plurality of source/drain  
13 diffusion regions which are supported by an appropriate substrate. A  
14 plurality of isolation oxide regions are supported by the substrate and  
15 interposed between and separate at least some of the diffusion regions.  
16 A plurality of conductive lines are supported by the substrate as  
17 described above, at least some of which being operatively connected  
18 with at least some of the diffusion regions and disposed within an  
19 associated isolation oxide region.

20 In compliance with the statute, the invention has been described  
21 in language more or less specific as to structural and methodical  
22 features. It is to be understood, however, that the invention is not  
23 limited to the specific features shown and described, since the means  
24 herein disclosed comprise preferred forms of putting the invention into

effect. The invention is, therefore, claimed in any of its forms or modifications within the proper scope of the appended claims appropriately interpreted in accordance with the doctrine of equivalents.

089687-06901

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24